In this paper, a detailed reliability analysis of metal-oxide conductive bridge memories (CBRAM) is presented. This paper mostly focuses on electrical characterization of metal-oxide CBRAM devices endurance, using optimized program/erase conditions, and data retention at high temperature. The addition of a thin metal-oxide layer (0.5 nm-thick Al 2 O 3 ) in the bottom of the GdO X memory stack significantly increases the R OFF and the memory window (more than one decade), with improved endurance performance (up to 10 5 cycles) with respect to the monolayer CBRAM device. Meanwhile, high thermal stability was also achieved (two decades of window margin are constantly maintained beyond 24 h at 250 • C). The bilayer oxide GdO X /Al 2 O 3 CBRAM is a promising technology for potential future high density memory applications.
I. INTRODUCTION
Conductive Bridge RAM (CBRAM) is a promising candidate for Flash memory replacement due to CMOS compatibility, high operational speed, low operating voltages and currents and good thermal stability. Its basic working principle relies on the formation and dissolution of a conductive filament in a resistive layer sandwiched between an electrochemically reactive electrode and an inert electrode [1] . One major challenge for CBRAM technology is combining stable retention [2] and high programming window margin. In Fig. 1 it is represented the trend of the window ratio (defined as the ratio between HRS and LRS) as a function of the retention temperatures. Each point corresponds to a given technology, considering CBRAM and RRAM in general. From the graph, we can extract the trade-off between the endurance and the thermal stability. The values are demonstrated in the literature. A variety of metal alloys (CuTe and CuTeGe) are studied as top electrodes. High-k metal-oxides, such as Al 2 O 3 , GdO X , HfO 2 and Ta 2 O 5 are integrated as resistive layer. Beside the standard MIM stack, doping metals (Hf, Ti, Al) and oxide interfaces (HfO 2 and Al 2 O 3 ) are also integrated in order to improve the switching performance and reliability of NV ReRAMs. We focused in measured T, neglecting the baking time (normally more than 24 hours) and the program/erase conditions. As we can notice, as the temperature is increased, the window margin starts to decrease from 6 decades to almost 1 decade. If strong conditions are used to cycle the device (to achieve high programming window), less stability in temperature is noticed. In this work we propose to improve the window margin of oxide-based CBRAM without degrading the thermal stability of the memory by integrating a bilayer GdO X /Al 2 O 3 as a resistive layer. AlO X is of interest because of the lower reset current, possibly due to a large band gap (8.9 eV) and its low power/energy consumption is attractive for memory applications [3] . AlO X can also be stacked with other RRAM materials to improve the uniformity of the device characteristics. Chen et al. [4] used an AlO X buffer layer underneath the HfO X resistive layer to enhance the read disturb immunity. Yu et al. [5] utilized a bilayer HfO X /AlO X cell structure and obtained better switching uniformity than the pure HfO X layer cells. Yoon et al. [6] presented bilayer structures with Gd 2 O 3 / Cu-MoO X , which show improved data retention up to 250 • C, an E A =1.4 eV, which is comparable with Cu electro-migration and good endurance up to 10 4 cycles. Tran et al. [7] and Lee et al. [8] showed that bilayer induce higher forming voltage, but improved endurance up to 10 6 cycles and stable retention properties up to 120 • C for 10 5 s. 
II. TECHNOLOGICAL DETAILS
CBRAM devices here studied consist of a multilayer stack integrated into the BEOL platform of a CMOS technology, as represented in Fig. 2 [10] , [11] . The reference CBRAM stack includes a top electrode, a resistive layer and a bottom electrode. In this work the top electrode is a CuTe X alloy and serves as ion supplier, the resistive layer is a thin layer 
III. ELECTRICAL CHARACTERIZATION

A. PULSED MODE MEASUREMENTS
Pulsed mode measurements were performed on small memory arrays of approximatively 50 cells in order to evaluate the memory switching performances. First-of-all, forming was performed for all the devices. In general, V Forming is higher than the subsequent SET values. In Fig. 3 , R OFF as we gradually increase the bit line (|V BL-RESET |) voltage for different SET conditions (in terms of V WL , V BL-SET and P W ) is shown. Between each RESET operation, the CBRAM is set back to the ON state. In bilayer CBRAM, for a given reset voltage, the electric field is lower than in monolayer CBRAM, leading to reduced R OFF for low RESET voltages (see fig. 3 at V BL-RESET =1.4V for instance). However, as V RESET is further increased, RESET saturates for monolayer and R OFF reaches a limit of ∼ 2.10 5 . On the contrary, for the bilayer, R OFF continues to increase and 10 6 can be attained at V BL-RESET =2.2V. In other words, despite a slower initial RESET process in bilayers (lower RESET speed), a higher R OFF can be reached due to a higher R OFF after saturation. This behavior can be qualitatively explained as it follows. During RESET operation, Cu atoms are removed from the Al 2 O 3 interface (due to the high Cu diffusion coefficient in Al 2 O 3 ) while a residual conductive filament (CF) remains in the GdO X . Thus, there is a higher insulating gap between the remaining filament and the bottom electrode (t Total = t b +t Al2O3 ) in the bilayer device, being t b the insulating gap inside GdO X and t Al203 is the insulating gap inside the Al 2 O 3 (see schematics in Fig. 3-right) , leading for the bilayers to a higher R OFF . Moreover, thermal considerations could also help to explain the higher window margin of bilayer samples. During RESET, the high current through the CF increases the system temperature by Joule heating. The CF starts to dissolve at a critical point where the temperature achieves its maximum. Thus, Cu atoms located under this critical point are driven back to the top electrode due to the applied negative RESET voltage. The higher thermal conductivity of the bottom interface with respect to the metal-oxide pushes the maximum temperature point of the CF away from the BE during RESET, allowing to dissolve a larger CF length during RESET [30] , thus increasing the R OFF value. Better retention [2] but reduced window margin [10] , [16] , [29] in GdO X /Cu-based CBRAM was demonstrated with respect to Al 2 O 3 /Cu-based CBRAM. This tends to indicate that Cu diffusion is intrinsically easier in Al 2 O 3 than in GdO X , facilitating the Cu formation and dissolution, but also degrading retention. Consequently, we claim that during RESET, it is more favorable to remove Cu from Al 2 O 3 than from the GdO X layer. Moreover, as detailed above, RESET process starts where the temperature is maximum, close to the center of the filament. The remaining part of the filament, attached to the bottom electrode, acts as a Cu source. The remaining filament tip is then progressively oxidized, leading to a gradual increase of the OFF state resistance. Once the tip is completely dissolved, the maximal R OFF is reached while some Cu may remain close to the top electrode. For these two mentioned reasons, we claim that Cu is more likely to be completely removed in the bottom part of the resistive layer (i.e., the Al 2 O 3 bottom interface), while some Cu may remain in the upper region.
B. DATA RETENTION
Data retention characteristics are reported in Fig. 4 for the CBRAM monolayer and the bilayer devices at 200 • C and 250 • C. Small memory arrays were programmed in HRS and LRS respectively, with applied pulses during SET and RESET of the order of 1μ s. SET parameters are: V BL-SET = 2 V for the monolayer and 2.5V for the bilayer and V WL-SET = 1V. RESET parameters are: V BL-RESET = 2 V and V WL-RESET = 2.5V. Using these program/erase conditions; the initial HRS is almost 1 decade higher than value of the monolayer HRS. The resistance is measured at low voltages of 0.1V at logarithmic time intervals up to a 10 5 s accumulated baking time. As we can observe, the window margin gain obtained with bilayers remains stable over time, highlighting the good thermal stability of this technology.
C. ENDURANCE
In this session the characterization of CBRAM endurance will be discussed (Fig. 5a) . In order to optimize the endurance characteristics, SET and RESET voltages were adjusted to maintain stable behavior during cycling, (SET parameters are: V BL-SET = 2 V for the monolayer and 2.5V for the bilayer, V WL-SET = 1V, P W =1us. RESET parameters are: V BL-RESET = 2 V for the monolayer and 1.75V for the bilayer, V WL-RESET = 2.5V, P W =1us). RESET conditions are chosen to have a similar R OFF between monolayer and bilayer structures. A clear improvement of the endurance characteristics is obtained in the case of bilayer CBRAM, as more than one decade of programming window (between LRS and HRS) still remains after 10 5 cycles, while the memory window is completely closed during endurance for monolayer devices. Part of this improvement can be explained by the fact that, for a fixed memory window, lower operating voltages are required to SET/RESET bilayer CBRAM (as seen in Fig. 3) , thus reducing the possible degradation of the memory stack. In all samples, a progressive drift of the HRS towards LRS resistance appears during cycling, which is correlated to the increase of number of defects in the oxide [11] , [31] . Due to the thicker Equivalent Oxide Thickness (EOT), the electric field during RESET is reduced in the bilayer of about 30%, while the same window margin is achieved. In Fig. 5b , it is shown the endurance behavior of our CBRAM devices for different metal-oxide thicknesses of GdO X from 40Å to 53Å. Just by increasing the metaloxide thickness, does not improve the endurance behavior for more than 10 4 cycles, while the addition of the bilayer device highly impacts and improves the endurance up to 10 5 cycles.
In Fig. 6b the normalized cumulated distribution is shown for the first cycle, last cycle and after "smart" RESET. "Smart RESET" is applied after the last cycle of the endurance (the programming sequence is shown in Fig. 6a ). We progressively increase the amplitude of RESET voltage until the resistance is comparable to the target resistance. Pulse width is fixed at 1μs. The experiment was performed on both mono and bilayer CBRAM. As shown from the graph Fig. 6b , HRS is completely recovered for bilayer CBRAM (blue) after smart RESET. Based on this result, we propose the 316 VOLUME 4, NO. 5, SEPTEMBER 2016 following interpretation (illustrated in Fig. 7 ): in the case of the monolayer reference, R OFF reduction during endurance is attributed to defect generation in the resistive layer, degrading the insulating capabilities of the oxide. For the bilayer, we assume that the R OFF reduction is due to gradual Cu accumulation in the Al 2 O 3 layer, while a stronger RESET allows to remove these Cu atoms and recover the initial R OFF .
We assume that during cycling we have both defect generations in GdO X and Cu accumulation in the bottom layer. After 2.10 4 cycles, "smart" RESET allows to recover the initial R OFF , demonstrating that most of the Cu could be removed from the electrolyte and that the defect generation is negligible. However, further increasing the number of SET and RESET operations and reaching 10 5 cycles, N T starts to become critical and smart RESET becomes inefficient to recover the initial R OFF . In this case, the trap density in the resistive layer becomes critical. To describe the endurance characteristics, we used an empirical model that correlates the resistance of the solid electrolyte to the volume trap density N T as shown in the relation above [31] :
Where σ T : trap cross section, λ and λ e : tunneling constants, E rel : relaxation energy for charged traps, kT: Boltzmann constant and temperature. Based on this equation, for t Total =t b = 1.1nm for the monolayer and t Total =t b +t Al2O3 =1.6nm for the bilayer (where t Al2O3 correspond more or less to the thickness of Al 2 0 3 =0.5nm), we fitted the R OFF evolution and drift during endurance without any smart correction scheme as reported in Fig. 8a and Fig. 8b . Increasing N T during each cycle gives rise to a higher leakage current after RESET, thus yielding to a lower R OFF . The corresponding trap density N T is found to follow a power law in function of the cycle number #cycle:
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Where A is the trap generation rate factor, B a fitting parameter and a=3.
The A parameter (trap generation rate) is reduced by more than a factor 2 when a GdO X /Al 2 O 3 bilayer is used with respect to the monolayer reference as indicated in Fig. 8c , which presents the dependence of N T increasing the number of cycles by means of TAT model. In conclusions, adding the bottom interface to the GdO X electrolyte allows to improve the maximum number of cycles that can be achieved, keeping a small generated defect density in the memory stack, and offering good window margin. 
IV. CONCLUSION
In this paper, a bilayer CBRAM device with GdO X /Al 2 O 3 resistive bilayer was proposed, allowing to improve the memory performances with respect to the GdO X monolayer reference technology. The window margin is increased of more than one decade compared to the monolayer CBRAM, mainly by increasing R OFF during the RESET operation. Thermal stability at 250 • C up to a baking time 10 5 s was demonstrated. The R OFF increase was explained by a longer insulating gap in the resistive layer after the RESET operation. Finally, improved endurance of 10 5 cycles was also achieved (compared to 2.10 4 cycles for the reference monolayer sample), due to the reduced stack degradation and the mitigated defect generation in the resistive layer during cycling. In conclusion, in this paper it is demonstrated that GdO X /Al 2 O 3 bilayer CBRAM is a promising candidate for future NV memory applications. 
